riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

IntNodes: moved from tilelink to their own package

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-10-19 20:44:54 -07:00
parent 6bc9c9fc6c
commit c6f95570df
23 changed files with 208 additions and 130 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/coreplex/BaseCoreplex.scala
View File

@ -5,6 +5,7 @@ package freechips.rocketchip.coreplex
import Chisel._
import freechips.rocketchip.config.Parameters
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.interrupts._
import freechips.rocketchip.tilelink._
import freechips.rocketchip.devices.tilelink._
import freechips.rocketchip.tile.{BaseTile, TileParams, SharedMemoryTLEdge, HasExternallyDrivenTileConstants}