riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

IntNodes: moved from tilelink to their own package

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-10-25 16:56:51 -07:00
1 parent 6bc9c9fc6c
commit c6f95570df
23 files changed
+208 -130
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/amba/ahb/RegisterRouter.scala
+1 -1
View File
@@ -6,7 +6,7 @@ import Chisel._
import freechips.rocketchip.config.Parameters
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.regmapper._
import freechips.rocketchip.tilelink.{IntSourceNode, IntSourcePortSimple}
import freechips.rocketchip.interrupts.{IntSourceNode, IntSourcePortSimple}
import freechips.rocketchip.util.{HeterogeneousBag, MaskGen}
import scala.math.{min,max}
src/main/scala/amba/apb/RegisterRouter.scala
+1 -1
View File
@@ -6,7 +6,7 @@ import Chisel._
import freechips.rocketchip.config.Parameters
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.regmapper._
import freechips.rocketchip.tilelink.{IntSourceNode, IntSourcePortSimple}
import freechips.rocketchip.interrupts.{IntSourceNode, IntSourcePortSimple}
import freechips.rocketchip.util.HeterogeneousBag
import scala.math.{min,max}
src/main/scala/amba/axi4/RegisterRouter.scala
+1 -1
View File
@@ -6,7 +6,7 @@ import Chisel._
import freechips.rocketchip.config.Parameters
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.regmapper._
import freechips.rocketchip.tilelink.{IntSourceNode, IntSourcePortSimple}
import freechips.rocketchip.interrupts.{IntSourceNode, IntSourcePortSimple}
import freechips.rocketchip.util.{HeterogeneousBag, MaskGen}
import scala.math.{min,max}