riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

BusBlocker: don't provide an (incorrect) default value for width

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-11-18 14:33:00 -08:00
parent 7a1937242a
commit c475c78c2f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/devices/tilelink/BusBlocker.scala
View File

@ -115,7 +115,7 @@ class BusBlocker(params: BusBlockerParams)(implicit p: Parameters) extends TLBus
case class BasicBusBlockerParams( case class BasicBusBlockerParams(
controlAddress: BigInt, controlAddress: BigInt,
controlBeatBytes: Int, controlBeatBytes: Int,
deviceBeatBytes: Int = 1, // TODO: this is ignored by the BusBypassBar deviceBeatBytes: Int,
deadlock: Boolean = false) deadlock: Boolean = false)
class BasicBusBlocker(params: BasicBusBlockerParams)(implicit p: Parameters) class BasicBusBlocker(params: BasicBusBlockerParams)(implicit p: Parameters)