riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge pull request #850 from freechipsproject/plic_undefZero

Browse Source 
PLIC: (undefZero=true) Don't allow addresses to alias
This commit is contained in:
Megan Wachs 2017-07-06 18:39:10 -07:00 committed by GitHub
commit c28c23150d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/devices/Plic.scala
View File

@ -79,7 +79,7 @@ class TLPLIC(params: PLICParams)(implicit p: Parameters) extends LazyModule
address = Seq(params.address),
device = device,
beatBytes = p(XLen)/8,
undefZero = false,
undefZero = true,
concurrency = 1) // limiting concurrency handles RAW hazards on claim registers
val intnode = IntNexusNode(