riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

If +stats is set when running simv-debug, will only output vcd data when cr28 is high.

Browse Source
This commit is contained in:
Stephen Twigg 2013-07-30 16:39:47 -07:00
parent 4d916b56e3
commit c1b1a21a0f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
riscv-rocket

@ -1 +1 @@
Subproject commit 525a41f6f93bf9906c99c04dacaf75fa97723e57 Subproject commit 3aa1971c855f3562f2d71cf824ecbb8ae41867fd