riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Modify the RoCC interface to include status in the command queue. (#41)

Browse Source 
This addresses a bug in which changes in mstatus could
propagate to RoCCs before their time. Existing RoCCs that use
the status port will need to be modified to match this change.

This addresses the first half of #40.
This commit is contained in:
Ben Keller
2016-07-18 17:40:50 -07:00
committed by Andrew Waterman
parent 2723b2f515
commit c069e66056
3 changed files with 2 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
rocket/src/main/scala/tile.scala
View File

@ -76,7 +76,6 @@ class RocketTile(resetSignal: Bool = null)(implicit p: Parameters) extends Tile(
}))
val dcIF = Module(new SimpleHellaCacheIF()(dcacheParams))
rocc.io.cmd <> cmdRouter.io.out(i)
rocc.io.status := core.io.rocc.status
rocc.io.exception := core.io.rocc.exception
rocc.io.host_id := io.prci.id
dcIF.io.requestor <> rocc.io.mem