riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

lowercase SMI to Smi

Browse Source
This commit is contained in:
Howard Mao
2016-01-11 16:19:21 -08:00
parent 8d1afa4197
commit c06884b78c
4 changed files with 9 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
groundtest

Submodule groundtest updated: 5cacda85cf...c68ceb6531

2
junctions

Submodule junctions updated: ee032b025a...b4c81b6ea5

12
src/main/scala/RocketChip.scala
View File

@@ -166,7 +166,7 @@ class Uncore(implicit val p: Parameters) extends Module
io.htif(i).id := htif.io.cpu(i).id io.htif(i).id := htif.io.cpu(i).id
htif.io.cpu(i).debug_stats_csr <> io.htif(i).debug_stats_csr htif.io.cpu(i).debug_stats_csr <> io.htif(i).debug_stats_csr
val csr_arb = Module(new SMIArbiter(2, xLen, csrAddrBits)) val csr_arb = Module(new SmiArbiter(2, xLen, csrAddrBits))
csr_arb.io.in(0) <> htif.io.cpu(i).csr csr_arb.io.in(0) <> htif.io.cpu(i).csr
csr_arb.io.in(1) <> outmemsys.io.csr(i) csr_arb.io.in(1) <> outmemsys.io.csr(i)
io.htif(i).csr <> csr_arb.io.out io.htif(i).csr <> csr_arb.io.out
@@ -174,7 +174,7 @@ class Uncore(implicit val p: Parameters) extends Module
// Arbitrate SCR access between MMIO and HTIF // Arbitrate SCR access between MMIO and HTIF
val scrFile = Module(new SCRFile) val scrFile = Module(new SCRFile)
val scrArb = Module(new SMIArbiter(2, scrDataBits, scrAddrBits)) val scrArb = Module(new SmiArbiter(2, scrDataBits, scrAddrBits))
scrArb.io.in(0) <> htif.io.scr scrArb.io.in(0) <> htif.io.scr
scrArb.io.in(1) <> outmemsys.io.scr scrArb.io.in(1) <> outmemsys.io.scr
scrFile.io.smi <> scrArb.io.out scrFile.io.smi <> scrArb.io.out
@@ -209,8 +209,8 @@ class OuterMemorySystem(implicit val p: Parameters) extends Module with HasTopLe
val mem = Vec(new NastiIO, nMemChannels) val mem = Vec(new NastiIO, nMemChannels)
val mem_backup = new MemSerializedIO(htifW) val mem_backup = new MemSerializedIO(htifW)
val mem_backup_en = Bool(INPUT) val mem_backup_en = Bool(INPUT)
val csr = Vec(new SMIIO(xLen, csrAddrBits), nTiles) val csr = Vec(new SmiIO(xLen, csrAddrBits), nTiles)
val scr = new SMIIO(xLen, scrAddrBits) val scr = new SmiIO(xLen, scrAddrBits)
val mmio = new NastiIO val mmio = new NastiIO
val deviceTree = new NastiIO val deviceTree = new NastiIO
val dma = (new DmaIO).flip val dma = (new DmaIO).flip
@@ -285,12 +285,12 @@ class OuterMemorySystem(implicit val p: Parameters) extends Module with HasTopLe
for (i <- 0 until nTiles) { for (i <- 0 until nTiles) {
val csrName = s"conf:csr$i" val csrName = s"conf:csr$i"
val csrPort = addrHashMap(csrName).port val csrPort = addrHashMap(csrName).port
val conv = Module(new SMIIONastiIOConverter(xLen, csrAddrBits)) val conv = Module(new SmiIONastiIOConverter(xLen, csrAddrBits))
conv.io.nasti <> interconnect.io.slaves(csrPort) conv.io.nasti <> interconnect.io.slaves(csrPort)
io.csr(i) <> conv.io.smi io.csr(i) <> conv.io.smi
} }
val src_conv = Module(new SMIIONastiIOConverter(scrDataBits, scrAddrBits)) val src_conv = Module(new SmiIONastiIOConverter(scrDataBits, scrAddrBits))
src_conv.io.nasti <> interconnect.io.slaves(addrHashMap("conf:scr").port) src_conv.io.nasti <> interconnect.io.slaves(addrHashMap("conf:scr").port)
io.scr <> src_conv.io.smi io.scr <> src_conv.io.smi

2
uncore

Submodule uncore updated: 1e6c22a60c...aa5bf542f2