riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

diplomacy: API beautification

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-09-22 15:01:42 -07:00
1 parent 9217baf9d4
commit b9a2e4c243
17 files changed
+38 -25
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/rocket/PTW.scala
+1 -1
View File
@@ -283,7 +283,7 @@ trait CanHavePTW extends HasHellaCache {
trait CanHavePTWModule extends HasHellaCacheModule {
val outer: CanHavePTW
val ptwPorts = ListBuffer(outer.dcache.module.io.ptw)
val ptw = Module(new PTW(outer.nPTWPorts)(outer.dcache.node.out(0)._2, outer.p))
val ptw = Module(new PTW(outer.nPTWPorts)(outer.dcache.node.edges.out(0), outer.p))
if (outer.usingPTW)
dcachePorts += ptw.io.mem
}