riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

diplomacy: API beautification

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-09-22 15:01:42 -07:00
1 parent 9217baf9d4
commit b9a2e4c243
17 files changed
+38 -25
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/rocket/ICache.scala
+2
View File
@@ -109,6 +109,8 @@ class ICacheModule(outer: ICache) extends LazyModuleImp(outer)
val io = IO(new ICacheBundle(outer))
val (tl_out, edge_out) = outer.masterNode.out(0)
// Option.unzip does not exist :-(
// val (tl_in, edge_in) = outer.slaveNode.map(_.in(0)).unzip
val tl_in = outer.slaveNode.map(_.in(0)._1)
val edge_in = outer.slaveNode.map(_.in(0)._2)