riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

config: use Field defaults over Config defaults

Browse Source 
Also rename some keys that had the same class name as their value's class name.
This commit is contained in:
Henry Cook
2017-09-08 18:33:44 -07:00
parent a7540d35b7
commit b86f4b9bb7
18 changed files with 57 additions and 68 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/rocket/TLB.scala
View File

@ -13,8 +13,8 @@ import freechips.rocketchip.tile.{XLen, CoreModule, CoreBundle}
import freechips.rocketchip.tilelink._
import freechips.rocketchip.util._
case object PgLevels extends Field[Int]
case object ASIdBits extends Field[Int]
case object PgLevels extends Field[Int](2)
case object ASIdBits extends Field[Int](0)
class SFenceReq(implicit p: Parameters) extends CoreBundle()(p) {
val rs1 = Bool()