riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

override io in LogicalNetwork

Browse Source
This commit is contained in:
Henry Cook 2013-03-28 14:09:08 -07:00
parent 67fc09f62e
commit b6cc08e8ca
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/package.scala
View File

@ -49,7 +49,7 @@ class BasicCrossbar[T <: Data]()(data: => T)(implicit conf: PhysicalNetworkConfi
case class LogicalNetworkConfiguration(nEndpoints: Int, idBits: Int, nMasters: Int, nClients: Int) case class LogicalNetworkConfiguration(nEndpoints: Int, idBits: Int, nMasters: Int, nClients: Int)
abstract class LogicalNetwork[TileLinkType <: Bundle](endpoints: Seq[CoherenceAgentRole])(implicit conf: LogicalNetworkConfiguration) extends Component { abstract class LogicalNetwork[TileLinkType <: Bundle](endpoints: Seq[CoherenceAgentRole])(implicit conf: LogicalNetworkConfiguration) extends Component {
val io: Vec[TileLinkType] override val io: Vec[TileLinkType]
val physicalNetworks: Seq[PhysicalNetwork] val physicalNetworks: Seq[PhysicalNetwork]
require(endpoints.length == conf.nEndpoints) require(endpoints.length == conf.nEndpoints)
} }