riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

debug: correctly consider .transfer bit in COMMAND

This commit is contained in:
Megan Wachs 2017-04-12 21:18:01 -07:00 committed by Yunsup Lee
parent 79477fbea6
commit b44d5f9386
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/uncore/devices/debug/Debug.scala
View File

@ -915,8 +915,8 @@ class TLDebugModuleInner(device: Device, getNComponents: () => Int)(implicit p:
val commandRegIsUnsupported = Wire(init = true.B)
val commandRegBadHaltResume = Wire(init = false.B)
when (commandRegIsAccessRegister && accessRegisterCommandReg.transfer) {
when ((accessRegisterCommandReg.regno >= 0x1000.U && accessRegisterCommandReg.regno <= 0x101F.U)){
when (commandRegIsAccessRegister) {
when (!accessRegisterCommandReg.transfer || (accessRegisterCommandReg.regno >= 0x1000.U && accessRegisterCommandReg.regno <= 0x101F.U)){
commandRegIsUnsupported := false.B
commandRegBadHaltResume := ~hartHalted
}