riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

first cut at pending scoreboarding

Browse Source
This commit is contained in:
Henry Cook
2015-03-17 17:51:00 -07:00
parent 4fd01d82b8
commit b08dced37c
2 changed files with 57 additions and 40 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
uncore/src/main/scala/uncore.scala
View File

@ -139,12 +139,19 @@ abstract class XactTracker extends CoherenceAgentModule {
val done = Mux(multi, multi_done, inc)
(cnt, done)
}
def connectOutgoingDataBeatCounter[T <: HasTileLinkData : ClassTag](
in: DecoupledIO[LogicalNetworkIO[T]],
beat: UInt = UInt(0)) = {
connectDataBeatCounter(in.fire(), in.bits.payload, beat)
}
def connectIncomingDataBeatCounter[T <: HasTileLinkData : ClassTag](in: DecoupledIO[LogicalNetworkIO[T]]) = {
connectDataBeatCounter(in.fire(), in.bits.payload, UInt(0))._2
}
def addPendingBit[T <: HasTileLinkData with HasTileLinkBeatId](in: DecoupledIO[LogicalNetworkIO[T]]) = {
(Fill(in.bits.payload.tlDataBeats, in.fire() && in.bits.payload.hasData()) &
UIntToOH(in.bits.payload.addr_beat))
}
}