riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

test configurations for both shrinking and growing TL -> MIF

Browse Source
This commit is contained in:
Howard Mao 2016-07-01 18:13:33 -07:00
parent e04e3d2571
commit b01871c3de
2 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/Configs.scala
View File

@ -497,6 +497,8 @@ class WithMIFDataBits(n: Int) extends Config(
class MIF128BitConfig extends Config(
new WithMIFDataBits(128) ++ new BaseConfig)
class MIF32BitConfig extends Config(
new WithMIFDataBits(32) ++ new BaseConfig)
class WithDmaController extends Config(
(pname, site, here) => pname match {

7
src/main/scala/TestConfigs.scala
View File

@ -231,3 +231,10 @@ class FancyMemtestConfig extends Config(
class MIF128BitComparatorConfig extends Config(
new WithMIFDataBits(128) ++ new ComparatorConfig)
class MIF128BitMemtestConfig extends Config(
new WithMIFDataBits(128) ++ new MemtestConfig)
class MIF32BitComparatorConfig extends Config(
new WithMIFDataBits(32) ++ new ComparatorConfig)
class MIF32BitMemtestConfig extends Config(
new WithMIFDataBits(32) ++ new MemtestConfig)