riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

make sure TL -> NASTI converter handles multibeat transactions properly

Browse Source
This commit is contained in:
Howard Mao 2016-07-04 16:33:28 -07:00
parent 85808f8cbb
commit afc51c4a35
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
uncore/src/main/scala/converters/Nasti.scala
View File

@ -187,8 +187,9 @@ class NastiIOTileLinkIOConverter(implicit p: Parameters) extends TLModule()(p)
io.nasti.aw.valid := put_helper.fire(aw_ready, !w_inflight)
io.nasti.aw.bits := NastiWriteAddressChannel(
id = put_id_mapper.io.req.out_id,
addr = io.tl.acquire.bits.full_addr()| put_offset,
size = put_size,
addr = io.tl.acquire.bits.full_addr() |
Mux(is_multibeat, UInt(0), put_offset),
size = Mux(is_multibeat, UInt(log2Ceil(tlDataBytes)), put_size),
len = Mux(is_multibeat, UInt(tlDataBeats - 1), UInt(0)))
io.nasti.w.valid := put_helper.fire(io.nasti.w.ready)