riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Turn off virtual memory inside RoCC base class

Browse Source
This commit is contained in:
Andrew Waterman 2013-09-24 13:53:49 -07:00
parent 3532ae0b79
commit adc386f889
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
rocket/src/main/scala/rocc.scala
View File

@ -47,6 +47,8 @@ class RoCCInterface(implicit conf: RocketConfiguration) extends Bundle
abstract class RoCC(conf: RocketConfiguration) extends Module abstract class RoCC(conf: RocketConfiguration) extends Module
{ {
val io = new RoCCInterface()(conf) val io = new RoCCInterface()(conf)
io.mem.req.bits.phys := Bool(true) // don't perform address translation
} }
class AccumulatorExample(conf: RocketConfiguration) extends RoCC(conf) class AccumulatorExample(conf: RocketConfiguration) extends RoCC(conf)
@ -109,5 +111,4 @@ class AccumulatorExample(conf: RocketConfiguration) extends RoCC(conf)
io.mem.req.bits.cmd := M_XRD // perform a load (M_XWR for stores) io.mem.req.bits.cmd := M_XRD // perform a load (M_XWR for stores)
io.mem.req.bits.typ := MT_D // D = 8 bytes, W = 4, H = 2, B = 1 io.mem.req.bits.typ := MT_D // D = 8 bytes, W = 4, H = 2, B = 1
io.mem.req.bits.data := Bits(0) // we're not performing any stores... io.mem.req.bits.data := Bits(0) // we're not performing any stores...
io.mem.req.bits.phys := Bool(true) // don't perform address translation
} }