riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

diplomacy: support creating ShiftQueues as well

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-07-18 14:20:26 -07:00
parent c0a3bb58e9
commit a9c58e9d9f
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/main/scala/diplomacy/Parameters.scala
View File

@ -3,6 +3,7 @@
package freechips.rocketchip.diplomacy package freechips.rocketchip.diplomacy
import Chisel._ import Chisel._
import freechips.rocketchip.util.ShiftQueue
/** Options for memory regions */ /** Options for memory regions */
object RegionType { object RegionType {
@ -267,6 +268,13 @@ case class BufferParams(depth: Int, flow: Boolean, pipe: Boolean)
def apply[T <: Data](x: DecoupledIO[T]) = def apply[T <: Data](x: DecoupledIO[T]) =
if (isDefined) Queue(x, depth, flow=flow, pipe=pipe) if (isDefined) Queue(x, depth, flow=flow, pipe=pipe)
else x else x
def sq[T <: Data](x: DecoupledIO[T]) =
if (!isDefined) x else {
val sq = Module(new ShiftQueue(x.bits, depth, flow=flow, pipe=pipe))
sq.io.enq <> x
sq.io.deq
}
} }
object BufferParams object BufferParams