riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

Periphery: test bench looks for "testram"

This commit is contained in:
Wesley W. Terpstra 2016-09-16 17:47:20 -07:00
parent b5ce6150c7
commit a9382b3116
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocketchip/Periphery.scala
View File

@ -334,7 +334,7 @@ trait PeripheryTestRAM extends LazyModule {
val ramBase = 0x52000000
val ramSize = 0x1000
val sram = LazyModule(new TLRAM(AddressSet(ramBase, ramSize-1)))
val sram = LazyModule(new TLRAM(AddressSet(ramBase, ramSize-1)) { override def name = "testram" })
sram.node := TLFragmenter(peripheryBus.node, 4, 256)
}