riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

[rocket] compute D$ tag bits based upon # of arbiter ports

Browse Source
This commit is contained in:
Andrew Waterman
2016-08-09 13:08:00 -07:00
parent 2a5aeeae24
commit a857b08c59
5 changed files with 7 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
rocket/src/main/scala/rocket.scala
View File

@ -27,7 +27,6 @@ case object MulUnroll extends Field[Int]
case object DivEarlyOut extends Field[Boolean]
case object CoreInstBits extends Field[Int]
case object CoreDataBits extends Field[Int]
case object CoreDCacheReqTagBits extends Field[Int]
case object NCustomMRWCSRs extends Field[Int]
case object MtvecWritable extends Field[Boolean]
case object MtvecInit extends Field[BigInt]
@ -57,7 +56,9 @@ trait HasCoreParameters extends HasAddrMapParameters {
val coreInstBytes = coreInstBits/8
val coreDataBits = xLen
val coreDataBytes = coreDataBits/8
val coreDCacheReqTagBits = 7 + (2 + (if(!usingRoCC) 0 else 1))
val dcacheArbPorts = 1 + (if (usingVM) 1 else 0) + p(BuildRoCC).size
val coreDCacheReqTagBits = 6
val dcacheReqTagBits = coreDCacheReqTagBits + log2Ceil(dcacheArbPorts)
val vpnBitsExtended = vpnBits + (vaddrBits < xLen).toInt
val vaddrBitsExtended = vpnBitsExtended + pgIdxBits
val coreMaxAddrBits = paddrBits max vaddrBitsExtended