riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rocketchip: break infinite Config loops

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-11-18 12:52:36 -08:00
parent 37a3c22639
commit a6188efc41
3 changed files with 29 additions and 29 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
src/main/scala/rocketchip/Configs.scala
View File

@ -55,15 +55,15 @@ class DefaultL2FPGAConfig extends Config(
class PLRUL2Config extends Config(new WithPLRU ++ new DefaultL2Config)
class WithNMemoryChannels(n: Int) extends Config(
(pname,site,here) => pname match {
case BankedL2Config => site(BankedL2Config).copy(nMemoryChannels = n)
(pname,site,here,up) => pname match {
case BankedL2Config => up(BankedL2Config).copy(nMemoryChannels = n)
case _ => throw new CDEMatchError
}
)
class WithExtMemSize(n: Long) extends Config(
(pname,site,here) => pname match {
case ExtMem => site(ExtMem).copy(size = n)
(pname,site,here,up) => pname match {
case ExtMem => up(ExtMem).copy(size = n)
case _ => throw new CDEMatchError
}
)
@ -93,8 +93,8 @@ class DualChannelDualBankL2Config extends Config(
class RoccExampleConfig extends Config(new WithRoccExample ++ new BaseConfig)
class WithEdgeDataBits(dataBits: Int) extends Config(
(pname, site, here) => pname match {
case ExtMem => site(ExtMem).copy(beatBytes = dataBits/8)
(pname, site, here, up) => pname match {
case ExtMem => up(ExtMem).copy(beatBytes = dataBits/8)
case _ => throw new CDEMatchError
})