riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

jtag: Apply sticky bits for error and busy according to the current Debug Spec

This commit is contained in:
Megan Wachs 2016-09-27 13:26:10 -07:00 committed by Andrew Waterman
parent fc4d6ed0c6
commit a4b81aebe0
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vsrc/DebugTransportModuleJtag.v
View File

@ -156,7 +156,7 @@ module DebugTransportModuleJtag (
//busy, dtm_resp* is only valid during CAPTURE_DR,
// so these signals should only be used at that time.
// This assumes there is only one transaction in flight at a time.
assign busy = (busyReg & ~dtm_resp_valid); // | stickyBusyReg;
assign busy = (busyReg & ~dtm_resp_valid); // stickyBusyReg;
// This is needed especially for the first request.
assign nonzeroResp = (dtm_resp_valid ? |{dtm_resp_bits[DEBUG_OP_BITS-1:0]} : 1'b0);
//stickyNonzeroRespReg;