riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

axi4: parameterized AXI master constraint for aligned access

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-10-10 11:47:40 -07:00
parent 673cf1fdb5
commit a423f97844
2 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/uncore/axi4/Parameters.scala
View File

@ -52,6 +52,7 @@ case class AXI4SlavePortParameters(
case class AXI4MasterParameters( case class AXI4MasterParameters(
id: IdRange = IdRange(0, 1), id: IdRange = IdRange(0, 1),
aligned: Boolean = false,
nodePath: Seq[BaseNode] = Seq()) nodePath: Seq[BaseNode] = Seq())
{ {
val name = nodePath.lastOption.map(_.lazyModule.name).getOrElse("disconnected") val name = nodePath.lastOption.map(_.lazyModule.name).getOrElse("disconnected")

6
src/main/scala/uncore/tilelink2/ToAXI4.scala
View File

@ -12,7 +12,11 @@ import scala.math.{min, max}
case class TLToAXI4Node(idBits: Int) extends MixedNode(TLImp, AXI4Imp)( case class TLToAXI4Node(idBits: Int) extends MixedNode(TLImp, AXI4Imp)(
dFn = { case (1, _) => dFn = { case (1, _) =>
// We must erase all client information, because we crush their source Ids // We must erase all client information, because we crush their source Ids
Seq(AXI4MasterPortParameters(Seq(AXI4MasterParameters(id = IdRange(0, 1 << idBits))))) val masters = Seq(
AXI4MasterParameters(
id = IdRange(0, 1 << idBits),
aligned = true))
Seq(AXI4MasterPortParameters(masters))
}, },
uFn = { case (1, Seq(AXI4SlavePortParameters(slaves, beatBytes))) => uFn = { case (1, Seq(AXI4SlavePortParameters(slaves, beatBytes))) =>
val managers = slaves.zipWithIndex.map { case (s, id) => val managers = slaves.zipWithIndex.map { case (s, id) =>