riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

major refactoring on vector exception interface

Browse Source
This commit is contained in:
Yunsup Lee
2012-03-09 01:09:22 -08:00
parent 8acbe98f53
commit a1b30282dd
6 changed files with 32 additions and 36 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
rocket/src/main/scala/dpath.scala
View File

@ -383,8 +383,10 @@ class rocketDpath extends Component
vec.io.vecbankcnt := pcr.io.vecbankcnt
vec.io.wdata := wb_reg_vec_wdata
vec.io.rs2 := wb_reg_rs2
vec.io.vec_eaddr := pcr.io.vec_eaddr
vec.io.vec_xcpt := pcr.io.vec_xcpt
vec.io.vechold := pcr.io.vechold
vec.io.pcrw.addr := wb_reg_raddr2
vec.io.pcrw.en := io.ctrl.wen_pcr
vec.io.pcrw.data := wb_reg_wdata
wb_wdata :=
Mux(vec.io.wen, Cat(Bits(0,52), vec.io.appvl),