riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tile: don't chain too many unneeded TileLink adapters (#1075)

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-10-27 01:12:58 -07:00
committed by GitHub
parent e12bdfdf9b
commit 9f83db998e
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/rocket/ScratchpadSlavePort.scala
View File

@@ -120,9 +120,9 @@ trait CanHaveScratchpad extends HasHellaCache with HasICacheFrontend {
if (xbarPorts.nonEmpty) {
val xbar = LazyModule(new TLXbar)
xbar.node := TLFIFOFixer()(TLFragmenter(xBytes, cacheBlockBytes, earlyAck=true)(slaveNode))
xbar.node := slaveNode
xbarPorts.foreach { case (port, bytes) =>
port := (if (bytes == xBytes) xbar.node else TLFragmenter(bytes, xBytes, earlyAck=true)(TLWidthWidget(xBytes)(xbar.node)))
port := TLFragmenter(bytes, cacheBlockBytes, earlyAck=true)(if (bytes == xBytes) xbar.node else TLWidthWidget(xBytes)(xbar.node))
}
}
}