riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

reset default MulDiv config to moderately fast default

Browse Source 
Closes #228.

In commit 3f8c60bbd6 I inadvertently
changed the configuration while refactoring it.
This commit is contained in:
Andrew Waterman 2016-08-25 19:31:18 -07:00
parent 33eaf08b60
commit 9ca82dd397
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/coreplex/Configs.scala
View File

@ -116,7 +116,7 @@ class BaseCoreplexConfig extends Config (
case FastLoadByte => false case FastLoadByte => false
case XLen => 64 case XLen => 64
case FPUKey => Some(FPUConfig()) case FPUKey => Some(FPUConfig())
case MulDivKey => Some(MulDivConfig()) case MulDivKey => Some(MulDivConfig(mulUnroll = 8, mulEarlyOut = true, divEarlyOut = true))
case UseAtomics => true case UseAtomics => true
case UseCompressed => true case UseCompressed => true
case PLICKey => PLICConfig(site(NTiles), site(UseVM), site(NExtInterrupts), 0) case PLICKey => PLICConfig(site(NTiles), site(UseVM), site(NExtInterrupts), 0)
@ -343,6 +343,7 @@ class WithBlockingL1 extends Config (
class WithSmallCores extends Config ( class WithSmallCores extends Config (
topDefinitions = { (pname,site,here) => pname match { topDefinitions = { (pname,site,here) => pname match {
case MulDivKey => Some(MulDivConfig())
case FPUKey => None case FPUKey => None
case NTLBEntries => 4 case NTLBEntries => 4
case BtbKey => BtbParameters(nEntries = 0) case BtbKey => BtbParameters(nEntries = 0)