riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Fix typo in RAMModel Get printf (#1293)

Browse Source
This commit is contained in:
John Wright 2018-03-19 11:30:41 -07:00 committed by Henry Cook
parent d6bc9c53f0
commit 9a56e44e32
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/tilelink/RAMModel.scala
View File

@ -147,7 +147,7 @@ class TLRAMModel(log: String = "", ignoreErrorData: Boolean = false)(implicit p:
} }
when (a.opcode === TLMessages.Get) { when (a.opcode === TLMessages.Get) {
printf(log + " G 0x%x - 0%x\n", a_base, a_base | UIntToOH1(a_size, addressBits)) printf(log + " G 0x%x - 0x%x\n", a_base, a_base | UIntToOH1(a_size, addressBits))
} }
} }