riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Debug: mark the debug device executable

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2016-10-31 11:42:47 -07:00
1 parent e9725aea2f
commit 9a26cb7ec7
3 files changed
+17 -15
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/uncore/devices/Debug.scala
+1 -1
View File
@@ -824,7 +824,7 @@ trait DebugModule extends Module with HasDebugModuleParameters with HasRegMap {
*/
class TLDebugModule(address: BigInt = 0)(implicit p: Parameters)
extends TLRegisterRouter(address, beatBytes=p(rocket.XLen)/8)(
extends TLRegisterRouter(address, beatBytes=p(rocket.XLen)/8, executable=true)(
new TLRegBundle(p, _ ) with DebugModuleBundle)(
new TLRegModule(p, _, _) with DebugModule)