riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2 Bundles: fix wrong sink width!

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-09-08 12:14:55 -07:00
parent 9bfd8c1cf5
commit 99b7e734cd
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/tilelink2/Bundles.scala
View File

@ -165,7 +165,7 @@ final class TLBundleD(params: TLBundleParameters)
final class TLBundleE(params: TLBundleParameters) final class TLBundleE(params: TLBundleParameters)
extends TLBundleBase(params) with TLChannel extends TLBundleBase(params) with TLChannel
{ {
val sink = UInt(width = params.sourceBits) // to val sink = UInt(width = params.sinkBits) // to
} }
class TLBundle(params: TLBundleParameters) extends TLBundleBase(params) class TLBundle(params: TLBundleParameters) extends TLBundleBase(params)