riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

state machine bug on uncached write hits

Browse Source
This commit is contained in:
Henry Cook 2015-01-05 19:48:49 -08:00
parent f58f8bf385
commit 973eb43128
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
uncore/src/main/scala/cache.scala
View File

@ -870,7 +870,9 @@ class L2AcquireTracker(trackerId: Int, bankId: Int, innerId: String, outerId: St
xact_data(local_data_resp_cnt) := mergeData(xact, xact_data(local_data_resp_cnt),
io.data.resp.bits.data)
}
when(local_data_resp_done) { state := s_meta_write }
when(local_data_resp_done) {
state := Mux(co.messageHasData(xact), s_data_write, s_meta_write)
}
}
is(s_data_write) {
io.data.write.valid := Bool(true)