riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

unittest: try both aFlow settings of TLToAHB

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-03-16 15:13:57 -07:00
parent 604a164b97
commit 963d244094
2 changed files with 13 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/unittest/Configs.scala
View File

@ -12,8 +12,9 @@ class WithUncoreUnitTests extends Config((site, here, up) => {
implicit val p = q
Seq(
Module(new uncore.tilelink2.TLFuzzRAMTest),
Module(new uncore.ahb.AHBBridgeTest),
Module(new uncore.ahb.AHBNativeTest),
Module(new uncore.ahb.AHBBridgeTest(true)),
Module(new uncore.ahb.AHBNativeTest(true)),
Module(new uncore.ahb.AHBNativeTest(false)),
Module(new uncore.apb.APBBridgeTest),
Module(new uncore.axi4.AXI4LiteFuzzRAMTest),
Module(new uncore.axi4.AXI4FullFuzzRAMTest),