riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Remove DebugIO/error mode

Browse Source
This commit is contained in:
Andrew Waterman 2013-09-11 20:15:21 -07:00
parent f9b85d8158
commit 95dd0d8be1
1 changed files with 0 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
rocket/src/main/scala/htif.scala
View File

@ -5,11 +5,6 @@ import Node._
import uncore._
import Util._
class DebugIO extends Bundle
{
val error_mode = Bool(OUTPUT)
}
class HostIO(val w: Int) extends Bundle
{
val clk = Bool(OUTPUT)
@ -28,7 +23,6 @@ class PCRReq extends Bundle
class HTIFIO(ntiles: Int) extends Bundle
{
val reset = Bool(INPUT)
val debug = new DebugIO
val id = UInt(INPUT, log2Up(ntiles))
val pcr_req = Decoupled(new PCRReq).flip
val pcr_rep = Decoupled(Bits(width = 64))