riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

IntXing: support configurable sync depth

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-03-02 13:33:05 -08:00
parent 637bc6c3a7
commit 93ca555c20
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/uncore/tilelink2/IntNodes.scala
View File

@ -127,7 +127,7 @@ class IntXbar()(implicit p: Parameters) extends LazyModule
}
}
class IntXing()(implicit p: Parameters) extends LazyModule
class IntXing(sync: Int = 3)(implicit p: Parameters) extends LazyModule
{
val intnode = IntIdentityNode()
@ -138,7 +138,7 @@ class IntXing()(implicit p: Parameters) extends LazyModule
}
(io.in zip io.out) foreach { case (in, out) =>
out := RegNext(RegNext(RegNext(in)))
out := (0 to sync).foldLeft(in) { case (a, _) => RegNext(a) }
}
}
}