riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

tilelink2: make TLRational have configurable direction

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-02-17 13:59:54 +01:00
1 parent bb334a2cf5
commit 924afebbd9
4 files changed
+44 -32
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/uncore/tilelink2/package.scala
+1 -1
View File
@@ -10,7 +10,7 @@ package object tilelink2
type TLInwardNode = InwardNodeHandle[TLClientPortParameters, TLManagerPortParameters, TLBundle]
type TLOutwardNode = OutwardNodeHandle[TLClientPortParameters, TLManagerPortParameters, TLBundle]
type TLAsyncOutwardNode = OutwardNodeHandle[TLAsyncClientPortParameters, TLAsyncManagerPortParameters, TLAsyncBundle]
type TLRationalOutwardNode = OutwardNodeHandle[TLClientPortParameters, TLManagerPortParameters, TLRationalBundle]
type TLRationalOutwardNode = OutwardNodeHandle[TLRationalClientPortParameters, TLRationalManagerPortParameters, TLRationalBundle]
type IntOutwardNode = OutwardNodeHandle[IntSourcePortParameters, IntSinkPortParameters, Vec[Bool]]
def OH1ToOH(x: UInt) = (x << 1 | UInt(1)) & ~Cat(UInt(0, width=1), x)