riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

unittest: include AXI4Xbar in regression

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-11-13 17:32:30 -08:00
parent 5875017956
commit 9004ecdf25
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/unittest/Configs.scala
View File

@ -31,6 +31,7 @@ class WithAMBAUnitTests extends Config((site, here, up) => {
Module(new AXI4LiteFuzzRAMTest(txns=6*txns, timeout=timeout)), Module(new AXI4LiteFuzzRAMTest(txns=6*txns, timeout=timeout)),
Module(new AXI4FullFuzzRAMTest(txns=3*txns, timeout=timeout)), Module(new AXI4FullFuzzRAMTest(txns=3*txns, timeout=timeout)),
Module(new AXI4BridgeTest( txns=3*txns, timeout=timeout)), Module(new AXI4BridgeTest( txns=3*txns, timeout=timeout)),
Module(new AXI4XbarTest( txns=1*txns, timeout=timeout)),
Module(new AXI4RAMAsyncCrossingTest(txns=3*txns, timeout=timeout))) } Module(new AXI4RAMAsyncCrossingTest(txns=3*txns, timeout=timeout))) }
}) })