riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

stall for more cycles in Hasti test

Browse Source
This commit is contained in:
Howard Mao 2016-05-31 19:46:42 -07:00
parent 2a7e7172a9
commit 8f269b2eec
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
groundtest/src/main/scala/unittest.scala
View File

@ -30,6 +30,8 @@ class HastiTestDriver(implicit p: Parameters) extends NastiModule {
s_read_addr :: s_read_data :: s_read_stall :: s_done :: Nil) = Enum(Bits(), 9)
val state = Reg(init = s_idle)
val (stall_cnt, stall_done) = Counter(state === s_read_stall, 2)
io.nasti.aw.valid := (state === s_write_addr)
io.nasti.aw.bits := NastiWriteAddressChannel(
id = UInt(0),
@ -63,7 +65,7 @@ class HastiTestDriver(implicit p: Parameters) extends NastiModule {
when (io.nasti.b.fire()) { state := s_read_addr }
when (io.nasti.ar.fire()) { state := s_read_data }
when (io.nasti.r.fire()) { state := s_read_stall }
when (state === s_read_stall) { state := s_read_data }
when (stall_done) { state := s_read_data }
when (read_done) { state := s_done }
val read_data = Mux(read_cnt(0),