riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Don't conditionalize running bmarks on UseVM

Browse Source
This commit is contained in:
Andrew Waterman 2016-08-29 13:43:29 -07:00
parent 07d48df88a
commit 8dbee2b133
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
riscv-tools

@ -1 +1 @@
Subproject commit 95332642272844a5aa0a20a47d725b00b3ae388a Subproject commit 705db10fd14b313d5cc96f193d1271256bff75da

2
src/main/scala/coreplex/Configs.scala
View File

@ -93,7 +93,7 @@ class BaseCoreplexConfig extends Config (
else ((if (site(UseVM)) rv32i else rv32pi), rv32u) else ((if (site(UseVM)) rv32i else rv32pi), rv32u)
TestGeneration.addSuites(rvi.map(_("p"))) TestGeneration.addSuites(rvi.map(_("p")))
TestGeneration.addSuites((if(site(UseVM)) List("v") else List()).flatMap(env => rvu.map(_(env)))) TestGeneration.addSuites((if(site(UseVM)) List("v") else List()).flatMap(env => rvu.map(_(env))))
TestGeneration.addSuite(if (site(UseVM)) benchmarks else emptyBmarks) TestGeneration.addSuite(benchmarks)
List.fill(site(NTiles)){ (r: Bool, p: Parameters) => List.fill(site(NTiles)){ (r: Bool, p: Parameters) =>
Module(new RocketTile(resetSignal = r)(p.alterPartial({ Module(new RocketTile(resetSignal = r)(p.alterPartial({
case TLId => "L1toL2" case TLId => "L1toL2"