riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: leverage improved := composition

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-10-25 02:27:01 -07:00
parent e894d64bca
commit 8c5e8dd071
6 changed files with 16 additions and 56 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
src/main/scala/coreplex/PeripheryBus.scala
View File

@ -37,15 +37,12 @@ class PeripheryBus(params: PeripheryBusParams)(implicit p: Parameters) extends T
atomics.node
}
def toTile(
adapt: TLOutwardNode => TLOutwardNode,
to: TLInwardNode,
name: Option[String] = None) {
def toTile(name: Option[String] = None)(gen: Parameters => TLInwardNode) {
this {
LazyScope(s"${busName}ToTile${name.getOrElse("")}") {
SinkCardinality { implicit p =>
FlipRendering { implicit p =>
to :*= adapt(outwardNode)
gen(p) :*= outwardNode
}
}
}