riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

change how fence.*.cv works, now control processor stalls on the fence instruction

Browse Source
This commit is contained in:
Yunsup Lee
2012-03-08 23:31:57 -08:00
parent 22726ae646
commit 8acbe98f53
3 changed files with 235 additions and 211 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
rocket/src/main/scala/cpu.scala
View File

@ -193,8 +193,8 @@ class rocketProc(resetSignal: Bool = null) extends Component(resetSignal)
ctrl.io.vec_iface.vpfximm2q_ready := vu.io.vec_pfximm2q.ready
ctrl.io.vec_iface.vpfcntq_ready := vu.io.vec_pfcntq.ready
ctrl.io.vec_iface.vackq_valid := vu.io.vec_ackq.valid
vu.io.vec_ackq.ready := ctrl.io.vec_iface.vackq_ready
// fences
ctrl.io.vec_iface.vfence_ready := vu.io.vec_fence_ready
// exceptions
vu.io.xcpt_backup.exception := dpath.io.vec_iface.exception