riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Preserve WithRV32 behavior: FLEN = 32

Browse Source
This commit is contained in:
Andrew Waterman 2018-02-20 18:28:47 -08:00
parent 1dc1e2c099
commit 8998a97ea1
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/coreplex/Configs.scala
View File

@ -165,6 +165,7 @@ class WithRV32 extends Config((site, here, up) => {
case XLen => 32 case XLen => 32
case RocketTilesKey => up(RocketTilesKey, site) map { r => case RocketTilesKey => up(RocketTilesKey, site) map { r =>
r.copy(core = r.core.copy( r.copy(core = r.core.copy(
fpu = r.core.fpu.map(_.copy(fLen = 32)),
mulDiv = Some(MulDivParams(mulUnroll = 8)))) mulDiv = Some(MulDivParams(mulUnroll = 8))))
} }
}) })