riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

diplomacy: provide a val name for all LazyModule constructions

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-12-01 11:28:21 -08:00
1 parent a3e44375c6
commit 8781d2b2e7
40 files changed
+242 -78
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/tilelink/RAMModel.scala
+4 -1
View File
@@ -334,7 +334,10 @@ class TLRAMModel(log: String = "", ignoreErrorData: Boolean = false)(implicit p:
object TLRAMModel
{
def apply(log: String = "", ignoreErrorData: Boolean = false)(implicit p: Parameters): TLNode =
LazyModule(new TLRAMModel(log, ignoreErrorData)).node
{
val model = LazyModule(new TLRAMModel(log, ignoreErrorData))
model.node
}
case class MonitorParameters(addressBits: Int, sizeBits: Int)