riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

refactor cpu/i$/d$ into Tile (rather than Top)

Browse Source
This commit is contained in:
Andrew Waterman committed 2012-03-24 16:57:28 -07:00
1 parent 3a487ac89b
commit 86d56ff67b
7 files changed
+59 -47
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/consts.scala
+1 -1
View File
@@ -7,7 +7,7 @@ object Constants
{
val HAVE_RVC = false
val HAVE_FPU = true
val HAVE_VEC = true
val HAVE_VEC = false
val BR_N = UFix(0, 4);
val BR_EQ = UFix(1, 4);