riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge pull request #1250 from seldridge/add-jtag-vpi-c-vsim

Browse Source 
Add jtag_vpi.c to sources for vsim
This commit is contained in:
Henry Cook 2018-02-26 15:40:12 -07:00 committed by GitHub
commit 86c10b3cef
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
vsim/Makefrag
View File

@ -5,7 +5,6 @@
# Verilog sources # Verilog sources
bb_vsrcs = \ bb_vsrcs = \
$(base_dir)/vsrc/jtag_vpi.v \
$(base_dir)/vsrc/plusarg_reader.v \ $(base_dir)/vsrc/plusarg_reader.v \
$(base_dir)/vsrc/ClockDivider2.v \ $(base_dir)/vsrc/ClockDivider2.v \
$(base_dir)/vsrc/ClockDivider3.v \ $(base_dir)/vsrc/ClockDivider3.v \
@ -24,7 +23,7 @@ sim_vsrcs = \
sim_csrcs = \ sim_csrcs = \
$(base_dir)/csrc/SimDTM.cc \ $(base_dir)/csrc/SimDTM.cc \
$(base_dir)/csrc/SimJTAG.cc \ $(base_dir)/csrc/SimJTAG.cc \
$(base_dir)/csrc/remote_bitbang.cc \ $(base_dir)/csrc/remote_bitbang.cc
#-------------------------------------------------------------------- #--------------------------------------------------------------------
# Build Verilog # Build Verilog
@ -59,7 +58,6 @@ VCS_OPTS = -notice -line +lint=all,noVCDE,noONGS,noUI -error=PCWM-L -timescale=1
+libext+.v \ +libext+.v \
VCS_OPTS += +vpi VCS_OPTS += +vpi
VCS_OPTS += -P $(base_dir)/vsrc/jtag_vpi.tab
VCS_OPTS += -CC "-DVCS_VPI" VCS_OPTS += -CC "-DVCS_VPI"