riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Factored out Rocket specifics from CoreParameters

Browse Source 
- Added new RocketCoreParameters
   - Other cores using Rocket as a library will no longer conflict against
      Rocket's requires().
This commit is contained in:
Christopher Celio 2014-09-25 18:52:58 -07:00
parent 8eb64205f5
commit 868e747656
1 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
rocket/src/main/scala/core.scala
View File

@ -28,10 +28,15 @@ abstract trait CoreParameters extends UsesParameters {
val coreMaxAddrBits = math.max(params(PPNBits),params(VPNBits)+1) + params(PgIdxBits)
if(params(FastLoadByte)) require(params(FastLoadWord))
}
abstract trait RocketCoreParameters extends CoreParameters
{
require(params(RetireWidth) == 1) // for now...
}
abstract class CoreBundle extends Bundle with CoreParameters
abstract class CoreModule extends Module with CoreParameters
abstract class CoreBundle extends Bundle with RocketCoreParameters
abstract class CoreModule extends Module with RocketCoreParameters
class RocketIO extends Bundle
{