riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: dontTouch the tile_inputs wire

Browse Source
This commit is contained in:
Henry Cook 2018-01-05 12:47:41 -08:00
parent 206892899f
commit 847efde385
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/coreplex/HasTiles.scala
View File

@ -3,6 +3,7 @@
package freechips.rocketchip.coreplex package freechips.rocketchip.coreplex
import Chisel._ import Chisel._
import chisel3.experimental.dontTouch
import freechips.rocketchip.config.Parameters import freechips.rocketchip.config.Parameters
import freechips.rocketchip.diplomacy._ import freechips.rocketchip.diplomacy._
import freechips.rocketchip.interrupts._ import freechips.rocketchip.interrupts._
@ -37,9 +38,9 @@ trait HasTilesModuleImp extends LazyModuleImp
vectors.head.getWidth vectors.head.getWidth
} }
val tile_inputs = Wire(Vec(outer.nTiles, new ClockedTileInputs()(p.alterPartial { val tile_inputs = dontTouch(Wire(Vec(outer.nTiles, new ClockedTileInputs()(p.alterPartial {
case SharedMemoryTLEdge => outer.sharedMemoryTLEdge case SharedMemoryTLEdge => outer.sharedMemoryTLEdge
}))) })))) // dontTouch keeps constant prop from sucking these signals into the tile
// Unconditionally wire up the non-diplomatic tile inputs // Unconditionally wire up the non-diplomatic tile inputs
outer.tiles.map(_.module).zip(tile_inputs).foreach { case(tile, wire) => outer.tiles.map(_.module).zip(tile_inputs).foreach { case(tile, wire) =>