riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rename refs to zynq-fpga to fpga-zynq

Browse Source
This commit is contained in:
Sagar Karandikar 2014-08-29 10:26:48 -07:00
parent 4ac8e59b1f
commit 83c6c2c9e2
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rocket/README.md
View File

@ -13,8 +13,8 @@ future. We are currently in the process of cleaning up the repository. Please
Currently, a Rocket core with an 8 KB direct-mapped L1 instruction cache
and an 8 KB direct-mapped L1 data cache has been instantiated and committed to
the zynq-fpga infrastructure repository. A copy of the generated Verilog is available
[here](https://raw.githubusercontent.com/ucb-bar/zynq-fpga/master/hw/src/verilog/Slave.v).
the fpga-zynq infrastructure repository. A copy of the generated Verilog is available
[here](https://raw.githubusercontent.com/ucb-bar/fpga-zynq/master/hw/src/verilog/Slave.v).
The following table compares a 32-bit ARM Cortex-A5 core to a 64-bit RISC-V
Rocket core built in the same TSMC process (40GPLUS). Fourth column is the