riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

PLIC: simplify some scala code

Browse Source
This commit is contained in:
Megan Wachs 2017-06-29 19:35:15 -07:00 committed by GitHub
parent eae4fe1469
commit 834bcf6b7e
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/uncore/devices/Plic.scala
View File

@ -177,12 +177,10 @@ class TLPLIC(params: PLICParams)(implicit p: Parameters) extends LazyModule
} }
val claimer = Wire(init = Vec.fill(nHarts){Bool(false)}) val claimer = Wire(init = Vec.fill(nHarts){Bool(false)})
val claiming = Wire(init = Vec.tabulate(nHarts){i => Mux(claimer(i), UIntToOH(maxDevs(i)), UInt(0, width=log2Up(nDevices+1)))}) val claiming = Wire(init = Vec.tabulate(nHarts){i => Mux(claimer(i), UIntToOH(maxDevs(i)), UInt(0))})
val claimedDevs = Wire(init = Vec(claiming.reduceLeft( _ | _ ).toBools)) val claimedDevs = Wire(init = Vec(claiming.reduceLeft( _ | _ ).toBools))
for ((pg, c) <- (pending zip gateways) zip claimedDevs) { for ((p, g), c) <- (pending zip gateways) zip claimedDevs) {
val p = pg._1
val g = pg._2
g.ready := !p g.ready := !p
g.complete := false g.complete := false
when(c) { when(c) {