Add small rocket config with fpu and mmu
This is required for booting linux. The caches are still as small as in the small core config, so performance will not be great.
This commit is contained in:
@ -50,6 +50,28 @@ class WithNBigCores(n: Int) extends Config((site, here, up) => {
|
|||||||
}
|
}
|
||||||
})
|
})
|
||||||
|
|
||||||
|
class WithNSmallLinuxCores(n: Int) extends Config((site, here, up) => {
|
||||||
|
case RocketTilesKey => {
|
||||||
|
val small = RocketTileParams(
|
||||||
|
core = RocketCoreParams(),
|
||||||
|
btb = None,
|
||||||
|
dcache = Some(DCacheParams(
|
||||||
|
rowBits = site(SystemBusKey).beatBits,
|
||||||
|
nSets = 64,
|
||||||
|
nWays = 1,
|
||||||
|
nTLBEntries = 4,
|
||||||
|
nMSHRs = 0,
|
||||||
|
blockBytes = site(CacheBlockBytes))),
|
||||||
|
icache = Some(ICacheParams(
|
||||||
|
rowBits = site(SystemBusKey).beatBits,
|
||||||
|
nSets = 64,
|
||||||
|
nWays = 1,
|
||||||
|
nTLBEntries = 4,
|
||||||
|
blockBytes = site(CacheBlockBytes))))
|
||||||
|
List.tabulate(n)(i => small.copy(hartId = i))
|
||||||
|
}
|
||||||
|
})
|
||||||
|
|
||||||
class WithNSmallCores(n: Int) extends Config((site, here, up) => {
|
class WithNSmallCores(n: Int) extends Config((site, here, up) => {
|
||||||
case RocketTilesKey => {
|
case RocketTilesKey => {
|
||||||
val small = RocketTileParams(
|
val small = RocketTileParams(
|
||||||
|
Reference in New Issue
Block a user