riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

async_reg: Clean up some funky indentation

Browse Source
This commit is contained in:
Megan Wachs 2017-08-21 16:06:36 -07:00
parent 4f45379863
commit 81890e3a42
1 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
vsrc/AsyncResetReg.v
View File

@ -49,18 +49,18 @@ module AsyncResetReg (
integer initvar; integer initvar;
reg [31:0] _RAND; reg [31:0] _RAND;
initial begin initial begin
`ifndef verilator `ifndef verilator
#0.002 begin end #0.002 begin end
`endif `endif
`ifdef RANDOMIZE_REG_INIT `ifdef RANDOMIZE_REG_INIT
_RAND = {1{$random}}; _RAND = {1{$random}};
q = _RAND[0]; q = _RAND[0];
`endif `endif
end end
`endif // `ifdef RANDOMIZE `endif // `ifdef RANDOMIZE
always @(posedge clk or posedge rst) begin always @(posedge clk or posedge rst) begin
if (rst) begin if (rst) begin
q <= 1'b0; q <= 1'b0;
end else if (en) begin end else if (en) begin
@ -68,6 +68,5 @@ module AsyncResetReg (
end end
end end
endmodule // AsyncResetReg endmodule // AsyncResetReg