riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Perform integer division when parsing rocketchip.DefaultConfig.conf (#493)

Browse Source
This commit is contained in:
GuzTech 2017-01-14 01:40:02 +01:00 committed by Henry Cook
parent 52bb6cd9d9
commit 8157cf1ede
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vsim/vlsi_mem_gen
View File

@ -30,7 +30,7 @@ def parse_line(line):
mask_gran = int(tokens[i+1])
else:
sys.exit('%s: unknown argument %s' % (sys.argv[0], a))
return (name, width, depth, mask_gran, width/mask_gran, ports)
return (name, width, depth, mask_gran, width//mask_gran, ports)
def gen_mem(name, width, depth, mask_gran, mask_seg, ports):
addr_width = max(math.ceil(math.log(depth)/math.log(2)),1)