riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Update README.md

Browse Source
This commit is contained in:
Henry Cook 2015-07-08 19:05:18 -07:00
parent 55059632c4
commit 80ad1eac70
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
uncore/README.md
View File

@ -7,6 +7,5 @@ the your chip repository and add it as Project in your chip's build.scala.
These components are only dependent on Chisel, i.e. These components are only dependent on Chisel, i.e.
lazy val uncore = Project("uncore", file("uncore"), settings = buildSettings) dependsOn(chisel) lazy val uncore = Project("uncore", file("uncore"), settings = buildSettings) dependsOn(chisel)
ScalaDoc for the uncore library is available <a href="http://ucb-bar.github.io/uncore/latest/api/">here</a>
Documentation for the uncore library is available <a href="http://ucb-bar.github.io/uncore/latest/api/">here</a> and an overview of the TileLink Protocol is available <a href="https://docs.google.com/document/d/1Iczcjigc-LUi8QmDPwnAu1kH4Rrt6Kqi1_EUaCrfrk8/pub">here</a>, with associated CoherencePolicy documentation <a href="https://docs.google.com/document/d/1vBPgrlvuLmvCB33dVb1wr3xc9f8uOrNzZ9AFMGHeSkg/pub">here</a>.
and an overview of the TileLink Protocol is available <a href="https://docs.google.com/document/d/1Iczcjigc-LUi8QmDPwnAu1kH4Rrt6Kqi1_EUaCrfrk8/pub">here</a>